
2011 Microchip Technology Inc.
DS39932D-page 157
PIC18F46J11 FAMILY
REGISTER 10-9:
RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4 (BANKED EEAh)
U-0
R/W-1
—
T0CKR4
T0CKR3
T0CKR2
T0CKR1
T0CKR0
bit 7
bit 0
Legend:
R/W = Readable, Writable if IOLOCK = 0
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-5
Unimplemented:
Read as ‘0’
bit 4-0
T0CKR<4:0>:
Timer0 External Clock Input (T0CKI) to the Corresponding RPn Pin bits
REGISTER 10-10: RPINR6: PERIPHERAL PIN SELECT INPUT REGISTER 6 (BANKED EECh)
U-0
R/W-1
—
T3CKR4
T3CKR3
T3CKR2
T3CKR1
T3CKR0
bit 7
bit 0
Legend:
R/W = Readable, Writable if IOLOCK = 0
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-5
Unimplemented:
Read as ‘0’
bit 4-0
T3CKR<4:0>:
Timer 3 External Clock Input (T3CKI) to the Corresponding RPn Pin bits
REGISTER 10-11: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7 (BANKED EEDh)
U-0
R/W-1
—
IC1R4
IC1R3
IC1R2
IC1R1
IC1R0
bit 7
bit 0
Legend:
R/W = Readable, Writable if IOLOCK = 0
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-5
Unimplemented:
Read as ‘0’
bit 4-0
IC1R<4:0>:
Assign Input Capture 1 (ECCP1) to the Corresponding RPn Pin bits